Skip to content

gf180 mimcap: real model name, and emit a capacitor rather than a subckt call #109

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
carloscl03 wants to merge 2 commits into
base: main
Choose a base branch
from
Open

gf180 mimcap: real model name, and emit a capacitor rather than a subckt call #109

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
94eb416
gf180: el modelo del mimcap no existia en el PDK
carloscl03 Aug 14, 2026
d365c64
mimcap: el netlist debe emitir un condensador, no una llamada a subci…
carloscl03 Aug 15, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 8 additions & 1 deletion src/glayout/pdk/gf180_mapped/gf180_mapped.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -131,7 +131,14 @@
models={
'nfet': 'nfet_03v3',
'pfet': 'pfet_03v3',
'mimcap': 'mimcap_1p0fF'
# El PDK llama a estos modelos cap_mim_<densidad>fF: 1f0, 1f5 o 2f0.
# 'mimcap_1p0fF' no existe -- prefijo invertido y 'p' por 'f' -- asi que
# el netlist de referencia nombraba un modelo inexistente y el LVS no
# podia emparejarlo con el cap_mim_* que extrae del layout, en ninguna
# celda con condensador. Se conserva la densidad que la intencion
# 2.0 fF/um2, que es lo que asumen las cuatro variantes del runset de LVS
# de proceso, no del generador.
'mimcap': 'cap_mim_2f0fF'
},
layers=LAYER,
pdk_files=pdk_files,
Expand Down
6 changes: 5 additions & 1 deletion src/glayout/primitives/mimcap.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -24,8 +24,12 @@ def __generate_mimcap_netlist(pdk: MappedPDK, size: tuple[float, float]) -> Netl
return Netlist(
circuit_name="MIMCap",
nodes = ['V1', 'V2'],
# C-prefix, not X: with `X` the line is a subcircuit call and the LVS
# reader never builds a capacitor device out of it, so the extracted
# MIM has nothing to pair with and shows up as a layout-only device.
# The fets go through the same rewrite in the gf180 LVS runner.
source_netlist=""".subckt {circuit_name} {nodes} l=1 w=1
X1 V1 V2 {model} l={{l}} w={{w}}
C1 V1 V2 {model} l={{l}} w={{w}}
.ends {circuit_name}""",
instance_format="X{name} {nodes} {circuit_name} l={length} w={width}",
parameters={
Expand Down