Actions: UCSBarchlab/PyRTL
Actions
61 workflow runs
61 workflow runs
output_to_verilog's documentati…
Build and publish release
#112:
Commit c8b4971
pushed
by
fdxmw
CompiledSimulation concat bug. (#498)
Build and publish release
#111:
Commit baaf61f
pushed
by
fdxmw
ConsecutiveSlice optimizations to CompiledSimulation for ~4…
Build and publish release
#110:
Commit 34a4538
pushed
by
fdxmw
FastSimulation's handling of slice (s) LogicNets for ~…
Build and publish release
#109:
Commit 1c9ce1f
pushed
by
fdxmw
simple_func di…
Build and publish release
#108:
Commit d3eee38
pushed
by
fdxmw
rtllib documentation cleanup (#491)
Build and publish release
#106:
Commit 0139256
pushed
by
fdxmw
output_to_verilog, `output_verilog_testben…
Build and publish release
#103:
Commit f68c7ee
pushed
by
fdxmw
file=sys.stdout as a default argument and add more docum…
Build and publish release
#102:
Commit 0afe421
pushed
by
fdxmw
State IntEnum option to Register's constructor (#482)
Build and publish release
#96:
Commit 2411d24
pushed
by
fdxmw
CompiledSimulation's default optimization level from -O0 t…
Build and publish release
#94:
Commit 1c41e90
pushed
by
fdxmw